Thread replies: 13
Thread images: 4
Thread images: 4
File: 510T-Passive-1.jpg (84KB, 1258x1100px) Image search:
[Google]
84KB, 1258x1100px
I have acquired a nallatech 510T opencl FPGA for some work with gender studies. I am trying to set up something to run an FFT on a stream of 32 bit floating point data coming in from an external system. Should I use opencl, or would it be faster to actually design a circuit with a HDL
>>
>gender studies
kek
>>
File: 1477861207344.png (333KB, 600x578px) Image search:
[Google]
333KB, 600x578px
>>59663182
>>
File: tmp_16712-received_8081025993378891424989701.jpg (13KB, 720x720px) Image search:
[Google]
13KB, 720x720px
What version of Windows does it run?
>>
>>59663182
>gender studies
Okay I'll bite.
>gender studies
>>
File: tmp_16712-xtwih7v697063144.jpg (158KB, 960x958px) Image search:
[Google]
158KB, 960x958px
>>59663246
What? Just because they don't conform to your narrow world view you have to try and undermine a legitimate question in the name of being "clever?"
>>
Are you trying to calculate the fluid state of xir's gender at any one nanosecond?
>>
>>59663246
It has to do with the rienbeck-rosen convergence at the last stage of primary stage differentiation. We are on the verge of allowing full isolated assignment using only a TMS coil
>>
>needing an FPGA to study 2 things
>>
>>59663281
Try doing it with an ASIC, lunkhead
>>
>>59663182
It depends on the level of OpenCL support.
Usually HDLs are way faster, but if the OpenCL compiler is smart enough the difference might be minimal.
>>
>>59663281
Actually you need uparrow notation to express the possible vectors
>>
You're asking an oddly specific question in the wrong place.
Thread posts: 13
Thread images: 4
Thread images: 4