Would someone explain the difference between RISC and CISC?

CISC architectures create shorter easier to read assembly code but there's a lot of disadvantages that come with that. CISC instructions are "complex" in that they do multiple steps at a time but they also span multiple cycles and they require more complex hardware to decode and execute. CISC architectures simply aren't capable of scaling down as efficiently as RISC architectures.

RISC instructions are basically done one step at a time so it leads to longer assembly code but the upside of this is the hardware used to decode and execute RISC instructions is much simpler in design and the space savings you get from the simpler hardware means you can add more execution units and more registers and other hardware which can greatly help to increase the performance of your CPU.

RISC archs are usually easier to learn

compare a 6502 to a z80 for example

File: dave.jpg (98KB, 658x659px) Image search: [Google]

98KB, 658x659px

>>56102988
cowboy boots

>>56104013
And that is why RISC processor is doomed to never be able to reach single-core performance of a good CISC processor.

>>56102988
RISC>CISC